Latch-Up (@latchupconf) Twitter Followers • TwiCopy

Andrew Back

@9600

open source+electronics+vintage computing @FossiFoundation :: @ukoshug :: @wutheringbytes (@carrierdetect.bsky.social / @[email protected]) ❤ 🇪🇺

+ Follow

James

@baldengineer

@AddOhms on YouTube. aka KN6FGY, baldengineer.com on bsky, and [email protected].

+ Follow

Faisal

@faisalm

Software engineer C++ Vulkan

+ Follow

ral.eth

@raleighc

Founder at Ephemeraltronics.com \ Proximus Ordo Seclorum / \ Inventor entrepreneur / \ RaleighIllgen.com / \ hodl #Bitcoin /

+ Follow

sevas

@sevas

+ Follow

@esden but not here

@esden

Find me on Fediverse: chaos.social/@esden Blue: bsky.app/profile/esden.… or on Discord: 1bitsquared.com/pages/chat

+ Follow

Jon Masters 🏴‍☠️

@jonmasters

+ Follow

alecsei

@alecsei

me

+ Follow

Tim 'mithro' Ansell

@mithro

Open Source Hardware Geek

+ Follow

Matthew Venn

@matthewvenn

Engineer and Technology Communication. On a mission to make ASICs more accessible. YosysHQ & Tiny Tapeout founder member. @mattvenn.net on blue sky

+ Follow

Muzaffer Kal @🏡 🦆⏩

@muzafferkal_

Chips: ASIC, FPGA. CV/ML. Duck pictures by the lake. Some bread making. He/They [email protected] @mkal.bsky.social threads.net@muzafferkal_

+ Follow

Jevin Sweval

@jevinskie

KEYWORDS ➡︎ cats, hacking, reverse engineering, LLVM, binary analysis, side channel analysis, FPGAs, NFC/EMV tricks Previously Pay Security he/him

+ Follow

Jinghua Zhong

@zhongjinghua

+ Follow

Oscar Hong

@oscrhong

some work of noble note may yet be done | before: @plaid, compsci & history @dukeu | 🇨🇦

+ Follow

Mert Şide

@imerts

Ph.D. candidate @ TTU, researching computer security and architecture with an interest in HPCs

+ Follow

Antmicro

@antmicro

Antmicro is a software-driven tech company developing open and modern industrial edge and cloud AI systems.

+ Follow

Parham Mohammadi

@parhamm94

Iranian 🦁☀ Software Developer 👨🏻‍💻 Language Nerd 🤓📚 Interested in Baking 🍞🍰

+ Follow

Tudor Timi

@tudortimi

Verification Engineer by day, Verification Gentleman by night. Tweets may contain snark and/or sarcasm.

+ Follow

#

@ilya_cher

+ Follow

OGAWA, Tadashi

@ogawa_tter

たった一人で日本の天〇学研究遂行に重大な支障を来らせた罪人、博士 (物理) の皆様には申し訳ありませんでした。余計なツイートをしないように心掛けますが、私ごときが URL込み一次情報を紹介するのすら気に入らない方もいるので何かあったら察して↓ twilog.togetter.com/ogawa_tter

+ Follow

Arduissimo

@arduissimo

RISC-V 32-Bit project. System Hyper Pipelining, Dynamic Multithreading, Wave-Pipelining, MultiCore Arduino on FPGA and ASIC, Virtual Peripherals.

+ Follow

Aron

@acousticprotest

m ⊨ F ?

+ Follow

Olof Kindgren

@olofkindgren

No longer active here. Moved to other similar platforms

+ Follow

Luke Wren @[email protected]

@wren6991

Cursed computer architecture enthusiast. Engineer at Raspberry Pi. 日本語下手。 He/him

+ Follow

John Myers

@atomicd0g

+ Follow

dr

@d33r4wg

At least 1,082,678,400 seconds old I'm eight feet tall and I can't read

+ Follow

Manili

@ma_nili

+ Follow

Pablo Oyarzo

@pabloantoyarzo

Semiconductors | Embedded

+ Follow

efabless.com

@efabless

ASIC DESIGN REDEFINED

+ Follow

Flux

@willflux

Only hardware makes it possible! FPGA, RISC-V, 68K, OS, graphics, demos, permacomputing 🦣 mastodon.social/@WillFlux

+ Follow

Peter Lee

@wonjongbot

I like computer stuff

+ Follow

Philip Zucker

@sandmouth

Computer Friend, Not a Bird

+ Follow

Remy Goldschmidt

@taktoa1

Chip compiler engineer at @MatXComputing. keybase.io/taktoa admonymous.co/taktoa github.com/taktoa

+ Follow

Ada

@ada_lyric

Poland-born fashion entrepreneur, US-based, passionate about health, sustainability, and balancing a thriving career with a meaningful lifestyle.🇺🇸 🇺🇸 🇺🇸

+ Follow

Enjoy Digital

@enjoy_digital

Playing/Experimenting with FPGAs, trying to do something useful but also sharing the useless things done in the process :)

+ Follow

Calista Redmond

@calista_redmond

VP Global AI Initiatives @nvidia, Open Source advocate, accidental vegetarian, average snowboarder, Girl Scout camp mom

+ Follow

PULP Platform

@pulp_platform

A joint effort of @ETH_en, University of Bologna @Unibo + partners for Parallel Ultra-Low Power computing. Boldly designing open hardware since '13.

+ Follow

Hadir Khan

@hadirkhan499

Graduate student in CSE at @UCSC 🐌

+ Follow

Kevin Hubbard

@bml_khubbard

UW-BSEE | FOSS, OSH | Verilog, VHDL, Python, Perl, C | ASICs, FPGAs | PCBs. Writer of RTL. One with the D-Flop. Designer of all things digital. CMOS rules.

+ Follow

Yannick Oscar

@yannickoscar_

untrusted flagger

+ Follow

Ha Quang Du

@duhaquang

+ Follow

RISHIK RAM

@ram_rishik

Open source enthusiast || interested in Computer architecture (HW/SW) (noob) || Math Geek Alum Undergrad: @IIT_BHILAI

+ Follow

H

@0xharrywizard

software engineering && computer science

+ Follow

quadratic form

@amphilomath

American techno-optimist with ikigai at intersection of tech and fin | Here to learn in the agora | Chicagoan | Busy cultivating garden and adding value…

+ Follow

Yuchi Miao

@maksyuki

SoC design engineer at Center for Advanced Computer Systems (ACS) of Institute of Computing Technology, Chinese Academy of Sciences. OPEN SILLICON ENTHUSIAST!

+ Follow