jotego (@topapate) 's Twitter Profile
jotego

@topapate

Professional microelectronics engineer. FPGA developer of retro systems for #MiSTerFPGA, #OpenFPGA and other platforms #RetroGaming

ID: 2473660256

linkhttps://www.patreon.com/jotego calendar_today02-05-2014 08:11:11

18,18K Tweet

16,16K Takipçi

692 Takip Edilen

jotego (@topapate) 's Twitter Profile Photo
jotego
@topapate

2 months ago

This way, every single pixel in the final picture has to undergo a priority check to decide which video output is seen and when. The logic behind this check is still unclear, especially on which signals are used to make this decision.

This way, every single pixel in the final picture has to undergo a priority check to decide which video output is seen and when. The logic behind this check is still unclear, especially on which signals are used to make this decision.